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Abstract
Thin planar pixel modules are promising candidates to instrument the inner layers of the new ATLAS pixel detector for HL-
LHC, thanks to the reduced contribution to the material budget and their high charge collection efficiency after irradiation. 100-200
µm thick sensors, interconnected to FE-I4 read-out chips, have been characterized with radioactive sources and beam tests at the
CERN-SPS and DESY. The results of these measurements are reported for devices before and after irradiation up to a fluence of
14 × 1015 neq/cm2. The charge collection and tracking efficiency of the different sensor thicknesses are compared. The outlook
for future planar pixel sensor production is discussed, with a focus on sensor design with the pixel pitches (50x50 and 25x100
µm2) foreseen for the RD53 Collaboration read-out chip in 65 nm CMOS technology. An optimization of the biasing structures in
the pixel cells is required to avoid the hit efficiency loss presently observed in the punch-through region after irradiation. For this
purpose the performance of different layouts have been compared in FE-I4 compatible sensors at various fluence levels by using
beam test data. Highly segmented sensors will represent a challenge for the tracking in the forward region of the pixel system at
HL-LHC. In order to reproduce the performance of 50x50 µm2 pixels at high pseudo-rapidity values, FE-I4 compatible planar pixel
sensors have been studied before and after irradiation in beam tests at high incidence angle (80◦) with respect to the short pixel
direction. Results on cluster shapes, charge collection and hit efficiency will be shown.
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1. Introduction
In this paper, different designs of n-in-p planar hybrid pixel
modules are investigated and compared. The R&D activity is
carried out in view of the upgrade of the ATLAS pixel system
for the High Luminosity phase of the LHC (HL-LHC) [1], fore-
seen to start around 2025. The number of pile-up events per
bunch crossing expected at the HL-LHC is 140-200 [2, 3]. To
keep the pixel occupancy at an acceptable level, smaller pixel
cell dimensions are foreseen with respect to the ones presently
implemented in the FE-I3 chip (50 µm x 400 µm) and in the
FE-I4 chip (50 µm x 250 µm), developed for the ATLAS In-
sertable B-Layer (IBL) [4]. The new readout chips for the AT-
LAS and CMS pixel systems at HL-LHC are being developed
by the CERN RD53 Collaboration [5] with a pitch of 50 µm
x 50 µm in the 65 nm CMOS technology. The feasibility of
employing thin planar pixel detectors for the inner layers of the
upgraded ATLAS pixel system is being investigated, comparing
the performance of sensors in the thickness range of 100-200
µm. Using the SOI technology, n-in-p sensors with a full thick-
ness of 100 and 200 µm were produced on 6” wafers at VTT in
the framework of a Multi-project Wafer run (MPW) [6].
This production also implements activated edges to reduce
the inactive area of these devices [7] [8] and the performance in
terms of charge collection at the edges has been presented else-
where [9]. 200 µm thick sensors were also produced at CIS, on
4” wafers, with a standard guard ring structure and an inactive
width of 450 µm [10].
The sensors have been interconnected by bump-bonding to
FE-I4 chips and characterized by means of radioactive sources
in the laboratory and beam test experiment with 4 GeV elec-
trons at DESY and 120 GeV pions at CERN-SPS.
2. Characterization of sensors with different thickness after
irradiation
The charge collection properties were measured by means
of Strontium source scans using the ATLAS USBpix read-out
system, developed by the University of Bonn [11]. The pixel
modules were investigated before and after irradiation, up to a
fluence of 5 × 1015 neq/cm2for the 100 µm thick sensors, cor-
responding to the integrated fluence at the end of the life-time
for the second pixel layer at HL-LHC and for the 200 µm thick
sensors up to a fluence of 14×1015 neq/cm2, the expected value
for the inner layer after ten years of operation at HL-LHC. Fig.1
shows the collected charge for the 100 µm thick sensors, as a
function of the applied bias voltage for different fluences. It can
be observed that the collected charge starts to saturate at mod-
erate bias voltages, between 200 and 300V, in the full fluence
range explored, to values that are very close to those expected
for not irradiated detectors, around 6500-7000 electrons [12].
Fig.2 shows the results of the charge collection for the 200 µm
thick sensors and of 300 µm thick sensors at the highest flu-
ence only. After 2 × 1015 neq/cm2, no saturation of the charge
is observed. At the maximum fluence of 14× 1015 neq/cm2, the
collected charge of the 200 and 300 µm thick sensors becomes
very similar and at the highest measured voltage of 1000V is
between 5 ke and 5.5 ke.
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Figure 1: Charge collection of 100 µm thick sensors as a function of the bias
voltage for different fluences
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Figure 2: Charge collection of 200 and 300 µm thick sensors as a function of
the bias voltage for different fluences
FE-I3 and FE-I4 modules of different thickness were also in-
vestigated in beam tests by using telescopes of the EUDET fam-
ily [13]. The irradiated modules were cooled with dry ice inside
a box designed on purpose. With this setup typical tempera-
tures between -50◦C and -40◦C are obtained during operations.
Recent studies have shown the independence of the collected
charge in a temperature range between -50◦C and -25◦C [14]
and between -50◦C and -40◦C for the hit efficiency [15]. Fig-
ure 3 summarizes the results of the hit efficiency in a fluence
range between 4 and 6 × 1015 neq/cm2. The 150 µm thick sen-
sors were obtained from an older production at MPG-HLL on
SOI 6” wafers while the 285 µm thick sensors were produced
on 4” wafers at CIS, as described in more details in [12]. For
all the values of the hit efficiencies quoted in the following, the
dominant source of uncertainty is systematic and evaluated to
be 0.3%, as explained in [16]. After an irradiation fluence be-
tween 4 and 6×1015 neq/cm2, FE-I4 modules with 150 and 200
µm thick sensors show similar performances reaching a hit ef-
ficiency of about 97% at Vbias=500V, while the same module
type with a 100µm thick sensor starts to saturate to this value
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Figure 3: Hit efficiency as a function of the bias voltage for pixel modules of
different thicknesses irradiated to a fluence between 4 and 6 × 1015 neq/cm2.
The modules were operated at a threshold of 1600 e.
of the hit efficiency already at a bias voltage of 300V. These
results suggest that a lower operational bias voltage is possible
for thinner sensors, and a reduced power dissipation at these flu-
ence levels. Fig.4 shows the expected sensor power density for
these devices at a temperature of -25 ◦C, at which it is foreseen
that the sensors will be operated at HL-LHC, as a function of the
applied bias voltage for different values of the sensor thickness.
A high power consumption requires sufficient performance of
the cooling system to dissipate the heat and avoid the thermal
runaway of the sensor. Since this effect limits the achievable
operational voltage of the modules, it has to be considered to-
gether with the hit efficiency results to determine the practical
performance of the different sensor thicknesses. The power per
area calculated for the thinner sensors of 100 and 150 µm at the
optimal operational voltage of 300 and 500V estimated from
the hit efficiency measurements in Fig.3, is respectively 8 and
3.5 times lower than the runaway point of the worst case con-
sidered. The runaway point was calculated with the parameters
descibed in [10], except for the higher chip power dissipation
of 0.74 W/cm2 assumed for the RD53 Collaboration read-out
chip in 65 nm CMOS technology.
3. Optimization of the pixel cell design
Figure 3 shows that at equal fluence and thickness, FE-I3
modules yield a hit efficiency 1% higher with respect to the
FE-I4. This is due to the lower fraction of area that the bias-
ing structures occupy in the pixel cell, since the punch-through
dot and the bias rail are implemented with the same design and
the FE-I3 pixel lenght is 400 µm compared with the 250 µm in
the FE-I4 case. It has found that these elements induce a de-
crease of the hit efficiency in the pixel cell [10]. Given the re-
duced pitch for the future pixel read-out chips, an optimization
of the biasing structures is mandatory, to avoid a large loss of
hit effiiciency after irradiation, especially in the central pseudo-
rapidity region.
Different designs of the bias dot and rail were thus implemented
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Figure 4: Power density as a function of the bias voltage for sensors irradiated
between 4 and 6 × 1015 neq/cm2estimated at a temperature of T=-25 ◦C. The
horizontal red line indicates the thermal runaway point as calculated in [10].
in two different pixel sensors, both compatible with the FE-I4
chip, of a recent n-in-p production carried out at CIS on 6”
wafers, with a thickness of 270 µm. The first one includes three
designs, repeated in every successive group of 30 rows, with a
single bias dot for every pixel: the standard design (Fig. 5 (a))
with the rail at the center between the short side of two neigh-
bouring pixels, a slightly modified version with the rail running
over the bias dot (b) and the last one (c), with the rail over the
central part of the cell. After irradiation at a fluence of 3 × 1015
neq/cm2, the hit efficiencies of the different designs have been
compared. The highest value of 98.7% has been found for the
geometry (b), while the standard geometry yields an efficiency
of 97.7%. The layout in Fig. 5 (c) shows the lowest efficiency,
especially in correspondence of the horizontal lines of the bias
rail that runs in the inter-pixel region. It can instead be observed
that where the bias rail is superimposed to the pixel implant,
both in (b) and in (c), the aluminum line does not induce any
efficiency loss because the effects on the electric field shapes
are then screened by the pixel implant.
Figure 5: Hit efficiency projected onto a pixel cell for different single bias dot
designs after an irradiation fluence of 3× 1015 neq/cm2. The module was oper-
ated at 800V.
Higher hit efficiencies are obtained by implementing an ex-
ternal punch-through dot, common to four pixels, as shown by
Fig. 6 and 7. In this case the sensor pitch is 25 µm x 500 µm,
still compatible with a FE-I4 chip. The overall area where a
lower hit efficiency is observed is clearly reduced with respect
to the standard FE-I4 design. The hit efficiency reaches 99.4%
at the highest measured voltage of 500V which is around 2%
higher than the 97.7% measured for the standard FE-I4 design
at the same fluence.
Figure 6: Layout of the 25 x500 µm2 FE-I4 compatible sensor design with an
external punch-through common to four pixel cells. The insert is a photograph
of the produced device superimposed to the schematic design of the sensor.
Figure 7: Comparison of the hit efficiency over the pixel cell for the FE-I4
modules of the CIS3 production irradiated to a fluence of 3×1015 neq/cm2with
different bias structures. (a) shows the hit efficiency for the module with 25
x500 µm2 pitch and one common bias dot shared among four pixels. (b) shows
the hit efficiency for the standard FE-I4 design with an internal punch-through
dot and a pitch of 50 x 250 µm2.
Two new pixel sensor productions at ADVACAM and CIS,
with 100 and 150 µm thickness, have recently been completed
and they include FE-I4 compatible devices with 50 µm x 250
µm pitch and the new external punch-through biasing struc-
tures. It is planned to repeat the hit efficiency measurements
with these sensors in a fluence range up to 1016 neq/cm2 to
confirm the better performance observed with the new biasing
design with thinner devices.
4. Performance of n-in-p planar pixels at high φ
The smaller pixel cell dimensions foreseen at HL-LHC pose
a severe challenge also for the tracking in high pseudo-rapidity
regions (high η) of the new trackers. To investigate the hit effi-
ciency for a cell size of 50 µm x 50µm at η=2.5, FE-I4 modules
were investigated with an electron beam at DESY crossing the
sensor with an angle of φ= 800 with respect to the pixel surface.
In this set-up the particles cross the pixel cells along the 50 µm
side, allowing to study the performance of a 50 µm x 50µm
sensor at high η. Figure 8 shows how the cluster size along η
is strongly dependent on the sensor thickness, with thinner sen-
sors yielding the smaller clusters and resulting in the lower pixel
occupancy. The first module employed in this test is a not irra-
diated device, 100 µm thick, from the VTT production. Track
3
reconstruction was not possible for the data sample recorded,
and the analysis was performed using the hit information of the
long clusters corresponding to a single particle traversing the
sensor. The cluster size and hit efficiency were calculated un-
der varying assumptions on the allowed number of holes in the
cluster (defined as cluster distance). Given the fact that the par-
ticle path in silicon is only around 50 µm long, with an expected
most probable value (MPV) of the collected charge of 3100 e, a
dedicated tuning was performed, with a low target threshold of
1000 e. Fig.9 shows the single hit inefficiency as a function of
the maximum value of the distance between two pixels allowed
while building a cluster (cluster separation). The single hit in-
efficiency is defined as the number of holes (hcmiss) divided by
the cluster length wcx, not including the entrance and exit pixels,
since these are 100% efficient by definition. It can be observed
that values of the hit efficiency close to 100% are obtained with
this thin sensor module, for all the cluster distance hypothesis,
suggesting the feasibility of employing this kind of detectors at
high η values at HL-LHC.
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Figure 8: Mean cluster width along the short pixel cell side for a FE-I4 module
placed at high φ in the beam, as a function of beam incidence angle. The rela-
tionship is also valid for a pixel sensor with 50 µm x 50µm pitch at high η with
respect to the beam.
A similar analysis was performed with a module assembled
with a 200 µm thick sensor and irradiated to a fluence of 2×1015
neq/cm2. The charge distribution in the depth of the silicon bulk
is shown in Fig.10, for a bias voltage range between 300 and
800V, in the case of cluster size equal to 24 where, according to
Fig.8 the particle crosses all the depth of the sensor. Pixel num-
ber 0 corresponds to the front side and pixel 24 to the backside
of the sensor. It can be observed that for lower bias voltages
the collected charge decreases in the backside while at a bias
voltage of 800V, resulting in a higher electric field throughout
the bulk of the sensor, the charge collection is more uniform.
The hit efficiency for the single pixels of this irradiated module
is shown in Fig.11, also in this case only for a cluster size of
24. At a bias voltage of 800V, the range of the hit efficiency is
(81.5-93.4)% at the different depths.
Figure 9: Hit efficiency of single pixels as a function of the cluster separation
for an FE-I4 module employing a 100 µm thick sensor and tilted by 80◦ around
its x axis with respect to the perpendicular beam incidence. The single hit
inefficiency is defined as the number of holes (hcmiss) divided by the cluster
lenght wcx, not including the entrance and exit pixels, since these are 100%
efficient by definition. The sum is over all the N reconstructed clusters for a
given choice of the cluster separation value.
5. Conclusions
Pixel modules assembled with thin planar sensors were in-
vestigated for the upgrade of the ATLAS pixel system at HL-
LHC. Charge collection properties and hit efficiency were anal-
ysed after irradiation for sensor thicknesses in the range from
100 to 200 µm. For integrated radiation fluences of (4−6)×1015
neq/cm2, as expected for the second pixel layer at HL-LHC, the
best performance was observed for 100 µm thick sensors which
reach the same hit efficiency as thicker sensors already with
a bias voltage of 200-300V. The highest hit efficiency obtained
for perpendicular incident tracks at these fluences is around (97-
98)%, with the main inefficiency regions corresponding to the
bias dot and the bias rail areas of the pixel cell. New biasing
structures with an external bias dot common to four pixel cells
have been investigated for thicker sensors and found to yield
an higher hit efficiency, when compared to the standard design.
It is now planned to study the performance of this new layout
when implemented in 100 and 150 µm thin sensors.
Studies of cluster properties were performed for the pixel
modules in the innermost layer at high pseudorapidity for the
new pixel system at HL-LHC, where the particles traverse sev-
eral pixels. In these conditions, thinner sensors have the ad-
vantage of a lower cluster size which results in a reduced occu-
pancy and, after irradiation, are expected to perform better since
the higher electric field counteracts trapping. For the ATLAS
Phase II detector a smaller pitch in the z direction is foreseen,
which together with an optimal single pixel efficiency would al-
low to increase the precision for measuring the entrance and the
exit point of particles crossing the pixel modules at high pseu-
dorapidity and thus obtaining a track seed with the standalone
innermost layer [17]. The performance of a 50 µm pitch along
z was therefore investigated with FE-I4 modules placed at high
φ angle with respect to the beam direction, showing a single
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Figure 10: Charge collection, expressed in units of Time over Threshold, as a
function of the pixel number for a value of the cluster size equal to 24, obtained
with a FE-I4 module, irradiated to a fluence of 2 × 1015 neq/cm2, employing
a 200 µm thick sensor and tilted by 80◦ around its x axis with respect to the
perpendicular beam incidence. The pixel number equal to 0 corresponds to the
front side and 24 to the backside of the sensor.
pixel efficiency more than 99.6% before irradiation for 100 µm
thin sensors. A hit efficiency of (81.5-93.4)% was instead re-
constructed for a module with a 200 µm thin sensor irradiated
at a fluence of 2 × 1015 neq/cm2. These measurements after ir-
radiation will be also continued with thinner sensors in a wider
fluence range.
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